×

Network processor having cyclic redundancy check implemented in hardware

  • US 20060242493A1
  • Filed: 04/10/2006
  • Published: 10/26/2006
  • Est. Priority Date: 09/19/2000
  • Status: Active Grant
First Claim
Patent Images

1. A network processor comprising:

  • a bus in communication with a plurality of hardwired Cyclic Redundancy Check (CRC) circuits, each CRC circuit implementing a CRC polynomial for generating a CRC result; and

    a switch for directing input data to at least one of the CRC circuits based on a CRC instruction; and

    an error detection circuit electrically coupled to the bus for determining whether the input data includes an error based on the CRC result.

View all claims
  • 7 Assignments
Timeline View
Assignment View
    ×
    ×